blob: 43a102c1fe191ddb9b944ba5dafbb8a55b49bf11 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
|
// For now, the PIC is stateless, i.e. we don'e need a struct for it.
// Perhaps I need a Mutex handle later...
use crate::arch::x86_64::io_port::*;
const IMR1: u16 = 0x21;
const IMR2: u16 = 0xa1;
const CTRL1: u16 = 0x20;
const CTRL2: u16 = 0xa0;
pub struct PicDeviceInt;
impl PicDeviceInt {
pub const TIMER: u8 = 0;
pub const KEYBOARD: u8 = 1;
}
// 8-bit registers IMR1 and IMR2 registers hold interrupt masking bit 0~7 and
// 8~15; if an interrupt is masked(set 1) on the respective bit, it's disabled
pub fn allow(interrupt: u8) {
if interrupt < 8 {
let old = inb(IMR1);
outb(IMR1, old & !(1 << interrupt));
} else {
let old = inb(IMR2);
outb(IMR2, old & !(1 << (interrupt - 8)));
}
}
pub fn forbid(interrupt: u8) {
if interrupt < 8 {
let old = inb(IMR1);
outb(IMR1, old | (1 << interrupt));
} else {
let old = inb(IMR2);
outb(IMR2, old | (1 << (interrupt - 8)));
}
}
pub fn is_masked(interrupt: u8) -> bool {
if interrupt < 8 {
let val = inb(IMR1);
return val & (interrupt) != 0;
} else {
let val = inb(IMR2);
return val & (interrupt - 8) != 0;
}
}
|
